we are going to learn about microprocessors by programming FPGAs with Verilog.
Transistors (devices , lower than logic gates)
Mos Transistor
Conductors (Metal) = cupper , gold , silver
SemiConductors = Si , Ge ... they are neutral if they are pure. engineer some region to have + or - charges.
Insulators (Oxide) = Rubber , ceramics , vaccum , air , glass
MOS
The width and length are related to the magnitude of the current.
n-type = low voltage == disconnect , high voltage == wire
p-type = low voltage == wire , high voltage == disconnect
Build Logic with MOS transistors
CMOS = n-MOS + p-MOS
with NAND is enough to build every other gates. it has only 4 transistors.
first draw nMos. whenever Inputs (ABCD) are AND draw them in serial , if OR draw them in parallel.
second draw pMos. whenever nMOS is serial draw them parallel , if parallel draw them in serial.
pMOS trasistors pass1's well but 0's pooly nMOS works the otherway.
Latency
Transistors in series is slower , parallel is faster
Power Consumption
we fight with C and f only
Energy Consumption == Power * Time
Combinational logic = memoryless , what we learned so far.
Sequence logic = has memory
'Computer Architecture > C.A (ETH Zürich, Spring 2020)' 카테고리의 다른 글
Lecture 8: Timing & Verification (0) | 2021.06.11 |
---|---|
Lecture 7b: HW Description Lang. & Verilog (0) | 2021.06.08 |
Lecture 6: Sequential Logic Design (0) | 2021.06.08 |
Lecture 5: Combinational Logic 2 (0) | 2021.06.04 |
Lecture 2b: Mysteries in Comp. Arch. (0) | 2021.06.02 |